



FIG. 1A

DYNAMICALLY ADJUSTABLE DIGITAL GYRATOR HAVING EXTENDED FEEDBACK



2/24

*FIG. 1B*

3/24

FIG. 2A





FIG. 2B


DYNAMICALLY ADJUSTABLE DIGITAL GYRATOR EXAMPLE





5/24


FIG. 3B



6/24

*FIG. 4*


Simplified D/A Path



7/24

*FIG. 5A*

DSP Based Gyrator Block Diagram



8/24

FIG. 5B








FIG. 6

9/24




10/24

FIG. 7A




11/24

FIG. 7B  
10 Hz Fast DC Loop Filter Gain and Phase




12/24

FIG. 8A




*FIG. 8B*  
1 Hz Slow DC Loop Filter Gain and Phase




14/24

*FIG. 9*

First Order Filter Topology

*FIG. 10*

Final Low Pass Topology with glitch removed



**FIG. 11A**

### DC Loop Filter Without Hysteresis





FIG. 11B

DC Loop Filter With Hysteresis





17/24

FIG. 12A




FIG. 12B  
TAS, PBX and Real Phone Line V/I Loadlines




FIG. 13A




FIG. 13B

TAS Termination with Lowpass Filter Cutoff = 1 Hz




FIG. 14A





FIG. 14B


TAS Termination with Lowpass Filter Cutoff = .1 Hz



23/24


*FIG. 15*

PRIOR ART




*FIG. 16*

PRIOR ART



*FIG. 17*


PRIOR ART



24/24

**FIG. 18A**

PRIOR ART



$$50 - ICO * RCO = ICO * RP = VTIP$$

$$ICO = 14.27 \text{ mA}$$


$$VP = 35.7 \text{ Volts}$$

Note: All results are at steady state

**FIG. 18B**

PRIOR ART

Basic External Gyrator Example



LS=Gyrator Slow Charge Inductor  
 LF=Gyrator Fast Charge Inductor  
 RP=Gyrator Impedance  
 CAC=AC coupling capacitor for AC modem signals  
 RCO=Central Office Resistance